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ROOP control method has been widely used in the last decade as the decentralized control of parallel converters in several applications, such as parallel redundant uninterruptible power supplies (UPS) to avoid critical communication among units, distributed power systems, microgrids (MGs), etc [1] - [12] . This well-known control technique aims to proportionally share active and reactive powers with adjusting frequency and output voltage amplitudes of each inverter locally in order to emulate the behavior of a synchronous generator [3] . Although this technique only requires local information, it presents a number of stability issues that have been solved along the literature [4] - [7] .
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improving system dynamics, derivative terms were added [13] - [16] . Unlike the conventional droop controllers which yield one dimension of freedom (DOF) tunable control, the improved droop controllers yield 2-DOF tunable control. Subsequently, the dynamic performance of the system can be adjusted to damp the oscillatory behavior of the power-sharing controllers without affecting the static droop gains.
Another issue with regards to conventional droop is that the frequency and voltage are, respectively, related to active and reactive power when the output impedance of the generator is mainly inductive, e.g., induction generators. Hence, by using the droop method, the power-sharing performance is affected by the output impedance of the distributed generation (DG) units and the line impedances. However, the output impedance can be fixed by means of a fast control loop named virtual impedance in an inverter [17] , [18] . In this sense, the output impedance can be treated as another control loop which enforces the inverter to behave in accordance to the inductance-to-resistance ratio (X/R) line impedance, e.g,. mainly resistive in case of low-voltage networks [19] .
In case of resistive lines and/or virtual impedances, the active power is controlled by the inverter voltage amplitude, while the reactive power flow is dominated by the angle so that it can be controlled by the frequency of the system [20] - [24] . In this sense, the active power-voltage (P-V) droop control needs to be used instead of the conventional active power-frequency (P-f) droop control, which is contrary to the conventional electrical transmission systems or induction-generation dominated systems.
Several control methodologies with different implementations for a conventional droop controller have also been proposed [25] - [28] . A Q-V dot droop control method is mostly used to improve the reactive power sharing [29] .
Based on the aforementioned issues, a control architecture based on a virtual resistance, P-V and Q-f droops are used for dealing with the autonomous operation of parallel-connected inverters [20] , [30] . However, this approach has the inherent drawback that it needs to calculate instantaneous active and reactive powers, and then, average them through low-pass filters (LPFs) whose bandwidth deteriorate the system transient response [15] . Even in three-phase systems that the active and reactive power can be calculated by using the instantaneous power theory, a postfilter processing is necessary in order to completely remove the distorted power components [31] . Furthermore, in a practical situation, the load-sharing performance 0885-8993 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
of the conventional droop control is degraded when short lines with small impedance are used, especially in low-voltage networks. In this case, a small deviation in voltage frequency and amplitude will result in large power oscillation and even instabilities [32] . The drawbacks of droop control can be summarized as follows: 1) slow dynamic response: since it requires LPFs with reduced bandwidth to calculate the average values of the active and reactive powers both in islanded and gridconnected modes; 2) active/reactive power coupling; 3) slow responses when active/reactive power-sharing ratios are suddenly changed; 4) performance is serious affected by the line impedance; 5) complex design; 6) the power sharing could be degraded if the sum of the output impedance and the line impedance is unbalanced. Another possible solution is the combination of current sharing control and power droop control techniques. A voltagepower droop/frequency-reactive power boost control scheme which allows multiple voltage-source converters to operate in parallel in MGs and to share a common load power in proportion to a predetermined ration is presented in [33] and [34] . In [33] , an additional virtual resistance loop is necessary since the inverter output impedance cannot be equal to zero due to the PI controller in voltage control loop. A decentralized control for redundant parallel connection of multiple UPS using only current sensors is proposed [35] , [36] . The active and reactive components of output current are used instead of active and reactive power to mimic the droop control, while the LPFs are still necessary. A novel piecewise linear V-I droop controller has been proposed to exploit the flexibility and fast dynamics of the inverter-based distributed energy resources [37] . However, a global positioning system signal as the communication is used to synchronize each DG unit and allow for constant frequency operation. A voltage and frequency droop control based on mixed voltage and current source concept and finite output impedance emulation for single-phase inverter-based low voltage grid has been proposed [22] , [38] . This method can provide not only wireless parallel operation control, but also has the capability of mitigation of voltage harmonics and short-circuit behavior as it takes the R to X line impedance ratio into account. However, this control approach is complex, since a Kalman filter estimator and a linear quadratic regulator are required.
To cope with all the aforementioned, a simpler and faster controller is proposed in this paper, which consists of a synchronous-reference-frame (SRF) virtual impedance loop, an SRF phase-locked loop (PLL), and a proportional-resonant (PR) controller in voltage control loop. The proposed control strategy provides both instantaneous current sharing and fast dynamic response for paralleled-voltage-controlled inverters (VCIs). The virtual resistance loop which contains a d-axis virtual resistance loop and a q-axis virtual resistance loop is used to achieve direct and quadrature load currents sharing separately among threephase inverters. The concept is derived from the current-sharing control schemes already used in dc-paralleled converters [39] - [42] . In contrast with the conventional droop control, there is no need to calculate active/reactive powers. An additional PLL is needed to adjust the phase of the voltage reference and to ensure the synchronization among the paralleled VCIs. The paper is organized as follows. Section II reviews the conventional droop control principle. Section III analyzes the current flow when virtual resistive impedance in the stationary reference frame is used. Section IV introduces the proposed control structure and the control principle. Section V presents the inherent droop characteristic and coupling analysis of the proposed control with different line impedances. Experimental results are shown in Section VI in order to evaluate the feasibility of the proposed approach and to compare the control performance with the conventional droop control. Section VII concludes this paper. Finally, the appendix provides the derivative process of the mathematic equations. This paper is the first part of a twopart paper focusing on the control principle and steady-state performance analysis. The second part of this paper deals with the small-signal state-space models and stability analysis of the proposed parallel-VCI-based system. The phase differences between the output voltage (ϕ gn ) and the point of common coupling voltage (ϕ bus ), as well as the amplitude of equivalent impedance (Z n ∠ϕ n ), which consists of inverter output impedance (Z on ∠ϕ oZ n ), line impedance (Z linen ∠ϕ linen ), and virtual impedance (Z virn ∠ϕ virn ), are considered in this study. The active and reactive power output can be derived as
II. REVIEW OF THE DROOP CONTROL PRINCIPLE
In traditional power systems, the equivalent impedances between the paralleled inverters present high X/R ratio. The active power (P n ) can be adjusted with the voltage angle (ϕ gn ), and reactive power (Q n ) can be regulated with voltage amplitude (V gn ) separately. Based on this power flow analysis, the droop control law can be expressed as where ω * n and V * n are the normal angular frequency and output voltage amplitude, respectively, and k pω and k qV are the droop coefficients.
However, the load-sharing performance of the conventional droop control is degraded in a practical situation when using short lines with small impedances, especially in low-voltage networks. Output power (P n and Q n ), output voltage amplitude and frequency are coupled, because [sin(ϕ on − ϕ bus )] /Z n ≈ (ϕ on − ϕ bus )/Z n cannot be neglected when ϕ n − ϕ bus = 0 or Z n is too small, that may result in imprecise power control. Furthermore, the stability problems would arise for conventional droop controlled systems with small equivalent line impedance Z n , since small frequency or voltage amplitude deviations can result in large power oscillations.
III. CURRENT FLOW ANALYSIS
Each inverter in Fig. 1 can be modeled by a two-terminal Thévenin equivalent circuit in Laplace as follows:
where 
When only virtual resistance is adopted, an equivalent Thévenin circuit can present the closed-loop inverter, as illustrated in Fig. 2 . The voltage difference between the generated voltage and common bus voltage at the line frequency can be expressed in dq reference frame as follows:
where I odn and I oq n are the d-and q-axis components of output current, respectively.
In this case, because the voltage reference phasor ( 
The d-and q-axis output currents I od and I oq of the paralleled inverters are inversely proportional to the corresponding virtual resistances. Therefore, the direct and quadrature currents output of each inverter can be regulated independently by adjusting the virtual impedances based on different power rates, commands from energy management system (EMS) or other superior control loops.
Furthermore, the active and reactive power output sharing strategy among the paralleled inverters can be obtained from (8) by multiplying the voltage reference. Hence, considering that the voltage references (V ref ) of each inverter are equal, the active and reactive power output will also be properly shared based on the virtual resistances as
where P on and Q on are the active and reactive power output of inverter #n.
IV. PROPOSED AUTONOMOUS CURRENT-SHARING CONTROLLER
Follow the above analysis, a simpler and faster controller is proposed in this paper. The novel control strategy is shown in Fig. 4 Fig. 4(a) , the droop controller could be replaced by a novel controller which comprises of an SRF-PLL and a virtual resistance loop in SRF.
(b). Compared with the improved droop controller in

A. Configuration of the Proposed Controller
The power stage consists of a three-leg three-phase inverter connected to a dc link, loaded by an L f − C f filter, and connected to the ac bus through a power line (Z line ). Indeed, the proposed control strategy can also be extended to single-phase systems. The main difference between the single-phase systems and three-phase systems is that the orthogonal voltage system in single-phase systems needs to be generated by an extra control loop [43] , [44] .
The controller including an SRF-PLL, a virtual resistance loop (R vird and R virq ), a dc-link voltage feed-forward loop, and the conventional PR inner voltage and current controllers (G v and G i ) generates a PWM signal to drive the IGBT inverter gates. Inductive currents and capacitor voltages are transformed to the stationary reference frame (i Lαβ and v cαβ ). Output currents are transformed to the SRF (i odq ). The direct and quadrature output currents are independently controlled by the virtual impedance loop in dq axis. The inner voltage and current loops are implemented in αβ reference frame since the PR controller can deal with both positive-and negative-sequence voltage when the negative sequence voltage and current appear. Fig. 5 shows the simplified proposed control block diagram, which includes the three-leg three-phase inverter L f − C f filter, line impedance, virtual impedance loop, the PLL, and the inner voltage and current control loops.
The closed-loop transfer function T plant (s) can be described as follows: Even though the PLL is trying to synchronize the inverter with common ac bus, in case of supplying reactive loads, the quadrature current flowing through the virtual resistance will produce an unavoidable quadrature voltage drop, which will cause an increase in PLL frequency. In other words, the PLL will compel the inverter to be stabilized at a frequency point with zero phase delay (ZPD) obtained from the system transfer function. The frequency of ZPD is affected by the quadrature current as shown in Fig. 6 . Thus, the mechanism inherently endows an I oq − ω droop characteristic in each inverter.
Similarly, in case of supplying active loads, the direct current flowing through the virtual resistance will drop the direct voltage, causing a decrease in the output voltage amplitude. Hence, a droop characteristic is also imposed by the virtual resistance adapting the amplitude of output voltage, which endows to the system an I od − V droop characteristic.
Moreover, the settling time can be considerably improved because the proposed controller does not require any power calculation. The bandwidth of the PLL can be designed through the linearized model [45] , [46] to be higher than the bandwidth of the LPF that is used for PQ calculation purposes in the conventional droop controller [47] . The cut-off frequency of the LPF in the power droop control loop is usually preassigned to 30 rad/s to obtain the average power, while avoiding undesirable interaction [45] , [46] . The bandwidth of the PLL in the proposed control is 1100 rad/s when k p P L L and k i P L L are equal to 1.4 and 1000, respectively. The Bode diagram is shown in Fig. 7 . However, the fastest transient response of PLL should be almost equal to the transient response speed of the inner voltage control loop to ensure the system stability.
V. INHERENT DROOP CHARACTERISTIC AND COUPLING ANALYSIS
Considering the inherent mechanism of I od with voltage amplitude and I oq with frequency, two virtual resistances R vird and R virq are employed to share the quadrature and direct load currents among the inverters individually. 
A. I oq Sharing
When the inverters and loads all connect to the common ac bus, the proposed controller will make the system stable at a frequency-stable operation point which may has a small deviation from 50 Hz. The small deviation is determined by the function of PLL, R virq , and I oq . The frequency-stable operation should be the cross zero point of the phase-frequency characteristics of the closed-loop transfer function of the system, as depicted in the dashed part in Fig. 5 .
Therefore, the parallel inverters will operate on the same system frequency, but with different phase angles that depend on the output quadrature current and q-axis virtual resistance value.
Based on (10), as s = jω, the relationship of R vird , R virq , I od , I oq , and angula frequency (ω) can be calculated based on
In order to analyze the relationship of R virq , I oq , and ω, R vird and I od are preset to fixed values. The relationship of R virq , I oq , and ω with different line impedances is shown in Fig. 8 . Fig. 8(a.1) and (b.1) shows the relationship with zero line impedance. Fig. 8(a.2) and (b.2) describes the relationship with resistive-inductive line impedance (L line = 1.7 mH, R line = 1 Ω). Fig. 8(a.3) and (b.3) presents the relationship with purely inductive line impedance (L line = 1.8 mH). The inherent mechanism of the proposed I oq − ω droop controller with different line impedances is depicted in Fig. 8(b.1)-(b.3) . Fig. 8 indicates that the line impedances in this range barely have effect on the relationship of R virq , I oq , and ω, as well as I oq − ω droop characteristics. This is because the influence of the inductive line impedance in this range has been compensated by the virtual resistors. As observed in Fig. 8(b.1)-(b.3) , the quadrature current sharing among the parallel inverters can be adjusted by regulating the q-axis virtual resistance ratio.
By contrast, the relationships of variables R vird , I od , and ω with different line impedances are derived by assigning R virq and I oq to certain values. The relationships of R vird , I od , and ω with zero, resistive-inductive, and purely inductive line impedance are shown in Fig. 9(a.1)-(a.3) , respectively. Additionally, Fig. 9(b.1)-(b.3) is obtained by assuming R vird to different values based on the relationships of R vird , I od , and ω under different line impedance conditions.
As observed from Fig. 9(b.1)-(b.3) , the influence of direct output current on angular frequency changes by an exponential dependence when it gets closer to the resonance frequency of PR controller, which means that the impact of R vird and I od on ω can be neglected.
B. I od Sharing
In order to share active loads, the parallel inverters will have different output voltage amplitude deviations from the voltage amplitude reference |V ref |, which depend on the output direct current and d-axis virtual resistance value of each inverter.
The voltage drop (ΔV ) can be divided into two parts as follows:
where the ω 0 is the angular frequency of frequency-stable operation point. The first part of (12) is the product of d-axis virtual resistance R vird and direct current output I od , which dominantly affects the output voltage amplitude drop. The second part of (12) is caused by the magnitude attenuation of closed-loop transfer function which results from the small but nonlinear frequency deviation due to the characteristic of PR controller. However, as discussed above, the system frequency will be stable and the deviations among the parallel inverters will be equal to each other, that is, the voltage deviations resulting from the second part of (12) are also the same among inverters. Therefore, the influence on the deviations can be neglected. Thus, the per-unit value of output voltage amplitude can be derived from (10) as follows:
The parameters of R virq and I oq are fixed to analyze the relationship of R vird , I od , and V o . The relationship of R vird , I od , and V o with zero, resistive-inductive, and purely inductive line impedances are shown in Fig. 10 . As it can be seen that the line impedances in the certain range barely have effect on the relationship of R vird , I od , and V o . Fig. 10(b.1)-(b.3) shows the inherent I od − V o droop mechanism of the proposed controller under different line impedance conditions. As observed, as the output direct current I od increases, the voltage amplitude V o decreases with different ratio corresponding to different R vird Consequently, it can be observed a very well decoupling characteristic between I od and I oq for a large set of X/R ratios (from purely X to purely R).
C. Virtual Impedance Design
The virtual impedances in the proposed control loop are used to generate the direct and quadrature voltage deviations by multiplying the direct or quadrature currents separately. The direct and quadrature voltage deviations are used to automatically adjust the amplitude and phase angular of inverter output voltage. Given that virtual impedances induce output voltage and frequency deviation, they should be chosen to ensure that the voltage and frequency deviations are in the permissible range. For example, the maximum voltage deviation (ΔV max ) is 10%, while the maximum frequency deviation (Δf max ) is 0.5 Hz in a low-voltage network.
The relationship between the maximum voltage magnitude deviation ΔV dmax and I od can be derived as follows:
In an extreme case, the inverter is assumed to supply only active current. (1) can be presented as follows:
where I od max is the maximum d-axis current of the inverter. Thus, the upper limitation of the d-axis virtual resistor can be described as follows:
Similarly, in an extreme case, the inverter is assumed to supply only reactive current. The relationship between the maximum angular frequency ω max , quadrature output current I oq , and R virq can be derived from (11) as
where V ref is the voltage reference magnitude, ω o is the fundamental frequency, K PW M is the gain of three-phase inverter, and I oq max is the maximum q-axis current output of the inverter.
This relationship is more complex than the relationship of ΔV dmax , I od m a x , and R vird m a x because the frequency of the proposed system is affected not only by the virtual resistance and quadrature current but also by the PR voltage control loop. Based on (17) , the maximum q-axis virtual resistance can be calculated.
On the other hand, another functionality of the virtual resistance is to compensate the effects of line inductance. Thus, the virtual resistor should not be too small to predominate over the output impedance of the converter.
D. limitations of the Line Impedance
The limitations of the line impedance depend on the control loop parameters, the virtual impedance, and electrical parameters. In this case, if the R vird and R virq are both equal to 2 Ω, the maximum inductive line impedance and the maximum resistive line impedance that are able to maintain the steady-state operation of the proposed parallel-inverter-based system can be calculated by (11) . The maximum inductive line impedance and the maximum resistive line impedance are approximately 6 mH and 15 Ω, respectively. The proposed I od − V o and I oq − ω droop Step-up load 460 Ω characteristics will present nonlinear when the line impedance over the limitations, as illustrated in Fig. 12 .
In general, the proposed control strategy can provide good control performance over a wide range of line impedance which is hard to achieve by previously developed control strategies.
VI. EXPERIMENTAL RESULTS
An islanded experimental MG setup, which consists of three Danfoss 2.2-kW inverters, a real-time dSPACE1006 platform, LC filters, line impedance, resistive load, and resistanceinductance load has been built according to Fig. 1 , as shown in Fig. 13 . The switching frequency is set to 10 kHz. The electrical setup and control system parameters are listed in Table I . Different scenarios have been considered to test the performances of the proposed controller. In addition, a two parallel-inverters system has been used to compare and evaluate the performance of the proposed control approach with the conventional droop control. In this comparison, the parameters of electrical and inner voltage and current loops are all the same for both control methods. proposed control with purely inductive line impedance which is equal to 1.8 mH in three different scenarios. Fig. 14(a.1) -(a.6) shows the transient response when VCI #2 is connected to VCI #1 with the conventional droop controller and the proposed controller separately. As seen in Fig. 14(a.1)-(a.4) , VCI #1 is connected to a resistive-inductive load feeding around (1.16+j 0.4) A, while VCI #2 is disconnected. At 2.3 s, VCI #2 is connected to VCI #1, operating in parallel supplying a common load. The direct and quadrature currents output of VCI #2 are increased by 0.58 and 0.2 A, respectively, whereas the output direct and quadrature currents of the VCI #1 are decreased also by 0.58 and 0.2 A, respectively. The settling time is approximately 5.2 s with the conventional droop control, whereas the settling time is approximately 1 s with the proposed control strategy. Note that a small overshoot occurs due to small voltage error between inverters at the moment of connection, as shown in Fig. 14(a.3 ). An offset approximately 0.03 A of reactive current when using the droop control can be found in Fig. 14(a.3) due to the unbalance between line impedances, which is well suppressed when using the proposed controller as shown in Fig. 14(a.4) . Fig. 14(a.5) shows that after 1.2 s, the system frequency at 49.992 Hz was restored closely to 49.996 Hz because of the decrease of the output currents with conventional droop control. As can be observed in Fig. 14(a.6) , the system frequency at 50.035 Hz was restored to 50.018 Hz. All these deviations in both cases are maintained within the acceptable range, e.g., ±0.5 Hz. Fig. 14(b.1) -(b.6) shows the transient response during load step changes in the ac common bus. At the beginning, the parallel VCIs operate with same power rates. At 1.3 s, an extra 460-Ω resistive load is connected to the common bus. The direct currents output of VCI #1 and VCI #2 both increase by 0.31 A immediately to supply the needed current with the conventional droop control and the proposed controller as shown in Fig. 14(b.1) and (b.2) . The quadrature currents output of VCI #1 and VCI #2 with the conventional droop control deviate by approximately 0.03 A because of the coupling between direct and quadrature currents as shown in Fig. 14(b.3) . However, by using the proposed method, the quadrature currents output of VCI #1 and VCI #2 can maintain their original values, being barely affected by the direct output current disturbances as shown in Fig. 14(b.4) . The frequency response to load disturbances for both VCI units is depicted in Fig. 14(b.5) and (b.6) .
A. Comparison Experiment With Inductive Line Impedance
The transient response for sudden direct currents sharing ratio changes between the parallel VCIs is illustrated in Fig. 14(c.1) -(c.6). At the beginning, the VCI units parallel operate with a common RL load. Both the VCI #1 and VCI #2 feeds are approximately 0.58 A of direct current and 0.2 A of quadrature current. At 2.3 s, the direct current sharing ratio between the parallel VCIs with the conventional droop control has been suddenly changed from 1:1 to 1:2, and, then, changed back to 1:1 at 10.6 s. As it can be seen in Fig. 14(c.1) , after about maximum 6 s, the output currents of the parallel VCIs are changed according to the new sharing ratio. Meanwhile, the quadrature current sharing has been affected by the changes on direct current sharing ratio as shown in Fig. 14(c.3) . By contrast, the direct current sharing ratio between the parallel VCIs with the proposed control approach has also been suddenly changed from 1:1 to 1:2 at 1.6 s, and, then, changed back to 1:1 at 3.5 s. Fig. 14(c.2) shows that the direct current outputs of VCIs increase immediately according to the sharing ratio changes, and the transient response only lasts 0.2 s. Meanwhile, the quadrature current sharing ratio is kept constant via the decoupling control of the proposed controller. Fig. 15 shows the experimental results in order to compare the conventional droop control and the proposed control, with resistive-inductive line impedance which is equal to 1 Ω plus 1.7 mH in three different scenarios. Similarly, Fig. 15(a.1) -(a.6) shows the transient response of direct currents, quadrature currents, and frequency when the VCI #2 is connected to VCI #1 with the conventional droop controller and the proposed controller separately. Fig. 15(b.1) -(b.6) illustrates the transient response for load step-up changes on ac common bus. Fig. 15(c.1) -(c.6) presents the transient response during sudden direct currents sharing ratio changes between the parallel VCIs. Both the conventional droop control and the proposed controller can achieve stable operation. By contrast, the proposed approach can endow the system with faster response speed, smaller overshoot, and decoupling control. Oscillation appears in the output current and system frequency with the conventional droop control due to the resistive-inductive line impedance and the coupling between I od and I oq .
B. Comparison Experiment With Resistive-Inductive Line Impedance
When having almost zero line impedance, or highly resistive line impedance, the parallel VCIs cannot operate by using the conventional droop control. In contrast, an excellent performance can be obtained by using the proposed control as shown below.
For the rest of the tests, three-parallel inverters have been considered to test the performances of the proposed controller with zero line impedance in the following scenarios.
C. Hot-Swap Operation (Zero Line Impedance)
A three-parallel VCIs system sharing a linear load (R load1 = 57 + j2.83 Ω) tests have been done to test individually the effects of DG units connecting and disconnecting. The transient response of the instantaneous currents, direct and quadrature output currents, and frequency with the proposed control are illustrated in Fig. 16(a), (b) , and (c), respectively. As it can be observed, at the beginning, the three VCI units are on parallel operation with same power rates. At t 2 and t 3 , VCI #2 and VCI #3 are disconnected from VCI #1 separately, whereas VCI #1 is responsible for supplying the total current. Fig. 16 indicates that the output currents of VCI #2 and VCI #3 decrease to zero; meanwhile, the output currents of VCI #1 is increased to 7.5 A immediately. After the synchronization process, VCI #2 and VCI #3 are reconnected to VCI #1 at t 4 and t 5 , respectively. The transient performance is smooth and fast that the slowest settling time is about 0.8 s. Furthermore, the current oscillations are well damped. 
D. Direct and Quadrature Currents Decoupling Sharing With Different Sharing Ratio (Zero Line Impedance)
In some cases, the parallel-connected VCIs need to supply active and reactive currents with different rates based on different power rates, requirements from EMS, or other superior control loops. A three-parallel VCIs setup sharing a common distributed linear load (R load1 = 57 + j2.83 Ω) has been built to test the decoupling sharing performance of direct and quadrature currents with different sharing ratios. As shown in Fig. 17 , the experiment can be divided into nine stages. The different stages (S1 to S9) are described as follows:
The three VCIs are on parallel operation to share the common load equally due to the same virtual resistances. 2) S2 (t 2 -t 3 ): The d-axis virtual resistance (R vird ) ratio of these three-paralleled VCIs is suddenly changed from 1:1:1 to 1.25:1:1 at t 2 . Thus, the direct current output of VCI #1 is decreased immediately, whereas the direct currents output of VCI #2 and VCI #3 are all increased by the same value within 0.1 s. The change on active current does not influence on the quadrature currents of these three VCIs as the theoretical analysis. 3) S3 (t 3 -t 4 ): The R vird ratio is suddenly changed from 1.25:1:1 to 1.25:1.5:1 at t 3 . As observed, the output direct current of VCI #2 is decreased to the desired value. 4) S4 (t 4 -t 5 ): At t 4 , the paralleled system is subjected to a 50% step up in the q-axis virtual resistance (R virq ) of VCI #2. Thus, the R virq ratio of these three VCIs is suddenly changed from 1:1:1 to 1:1.5:1. As observed, the output quadrature current ratio becomes 1.5:1:1.5 which is the inverse proportion of the virtual resistance ratio as the theoretical analysis. In addition, the change on reactive current also does not affect the direct currents. 5) S5 (t 5 -t 6 ): The R virq ratio suddenly changes from 1:1.5:1 to 1:1.5:1.75 at t 5 . 6) S6 (t 6 -t 7 ): At t 6 , the R vird of VCI #1 reduces back to 2 Ω. Thus, the output direct current sharing ratio becomes 1.5:1:1.5. 7) S7 (t 7 -t 8 ): At t 7 , the R virq of VCI #2 reduces back to 2 Ω. Hence, the direct current sharing ratio becomes 1.75:
The R vird ratio changes from 1:1.5:1 to 1:1:1 at t 8 .
9) S9 (t 9 -t 10 ):
The R virq ratio changes from 1:1:1.75 to 1:1:1 at t 9 . Therefore, the output direct and quadrature currents of three VCIs are equal again. The proposed controller successfully regulates the output currents of paralleled VCIs to the desired value. As can be observed, even with different power rates, the VCI units with the proposed control strategy will still maintain stable operation and achieve the online sharing ratio change. The proposed controller presents large stability margin to the control variables R vird and R virq .
In summary, the experimental results reveal that the proposed control strategy does apply to low-voltage parallel-VCI-based system where the line impedance usually presents high ratio of R/X and short length because of its faster response speed, online sharing ratio change function, larger stability margin, smaller overshoot, plug "n" play operation, and decoupling control. In addition, the proposed control strategy also works well with inductive-resistive line impedance and small purely inductive line impedance by means of virtual resistor. The proposed I od − V o and I oq − ω droop characteristics will present nonlinear when the line impedance over the limitations. Thus, the droop control strategy should be applied to the high-inductive system. In other cases, the proposed control strategy can provide superior performances. The prominent features of the proposed strategy compared with the conventional droop control are summarized in Table II .
VII. CONCLUSION AND FUTURE WORK
A simpler and faster controller that comprises a PLL, a virtual resistance loop, and a PR controller in inner voltage loop for controlling direct and quadrature load currents separately among parallel-three-phase inverters is developed. Based on the steady-state characteristic analysis, by adjusting the d-axis virtual resistance ratio between the parallel inverters, the direct load current sharing can be achieved, whereas by modifying the q-axis virtual resistance ratio between parallel inverters, the quadrature load current provided will be changed proportionally. The proposed control strategy does apply to low-voltage MGs and islanded minigrids. In addition, it can also works well with inductive-resistive line impedance and even small purely inductive line impedance thanks to the use of virtual resistance. Compared with conventional droop control, the described method does not need to calculate active and reactive powers. Thus, the method exhibits faster transient response and better precision. Experimental results are included to show the excellent behavior of the proposed controller. The small-signal model and stability analysis will be presented in Part II of this paper.
APPENDIX
The detailed derivative process of (10) in Section IV is shown as follows.
As indicated in Fig. 5 , the closed loop includes three-leg threephase inverter, L f − C f filter, line impedance, inner voltage and current control, and virtual resistance loop.
The block diagram of the inner current and voltage loops as well as the LC filter is shown in Fig. A.1 .
Based on the diagram, the closed-loop transfer function can be written as follows: To obtain the direct and quadrature load currents, the equivalent parallel connected resistive-inductive load can be represented as follows:
where G L equ (s) is the equivalent load admittance, R L equ is the equivalent resistor, and L L equ is the equivalent inductance. The line impedance can be expressed as follows: 
